



UNISONIC TECHNOLOGIES CO., LTD



17P10-Q

Power MOSFET

-17A, -100V P-CHANNEL POWER MOSFET

■ DESCRIPTION


The **17P10-Q** uses advanced proprietary, planar stripe, DMOS technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with low gate voltages. This device is suitable to be used in low voltage applications such as audio amplifier, high efficiency switching DC/DC converters, and DC motor control.



■ FEATURES

- * $R_{DS(ON)} \leq 0.2 \Omega$ @ $V_{GS}=-10V$, $I_D=-8.5A$
- * Low capacitance
- * Low gate charge
- * Fast switching capability
- * Avalanche energy specified

■ SYMBOL




■ ORDERING INFORMATION

Ordering Number		Package	Pin Assignment			Packing
Lead Free	Halogen Free		1	2	3	
17P10L-TA3-T	17P10G-TA3-T	TO-220	G	D	S	Tube
17P10L-TN3-R	17P10G-TN3-R	TO-252	G	D	S	Tape Reel

Note: Pin Assignment: G: Gate D: Drain S: Source

17P10G-TA3-T	(1)Packing Type (2)Package Type (3)Green Package	(1) T: Tube, R: Tape Reel (2) TA3: TO-220, TN3: TO-252 (3) G: Halogen Free and Lead Free, L: Lead Free
--------------	--	--

■ MARKING



■ ABSOLUTE MAXIMUM RATINGS ($T_c=25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Drain-Source Voltage	V_{DSS}	-100	V
Gate-Source Voltage	V_{GSS}	± 30	V
Continuous Drain Current	I_D	-17	A
Pulsed Drain Current (Note 2)	I_{DM}	-51	A
Avalanche Current (Note 2)	I_{AR}	-17	A
Single Pulsed Avalanche Energy (Note 3)	E_{AS}	95	mJ
Peak Diode Recovery dv/dt		8.3	V/ns
Power Dissipation	TO-220	100	W
	TO-252	45	W
Junction Temperature	T_J	+150	$^\circ\text{C}$
Storage Temperature	T_{STG}	-55 ~ +150	$^\circ\text{C}$

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. Repetitive Rating: Pulse width limited by maximum junction temperature.

3. $L = 1\text{mH}$, $I_{AS} = -13.75\text{A}$, $V_{DD} = -50\text{V}$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$

4. $I_{SD} \leq -17\text{A}$, $di/dt \leq 200\text{A}/\mu\text{s}$, $V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$

■ THERMAL DATA

PARAMETER	SYMBOL	RATING	UNIT
Junction to Ambient	TO-220	θ_{JA}	62.5
	TO-252		110
Junction to Case	TO-220	θ_{JC}	1.25
	TO-252		2.7

Note: Device mounted on FR-4 substrate PC board, 2oz copper, with 1inch square copper plate.


■ ELECTRICAL CHARACTERISTICS ($T_c=25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-100			V
Drain-Source Leakage Current	I_{DSS}	$V_{\text{DS}}=-100\text{V}, V_{\text{GS}}=0\text{V}$			-1	μA
Gate-Source Leakage Current	I_{GSS}	$V_{\text{DS}}=0\text{V}, V_{\text{GS}}=\pm30\text{V}$			±100	nA
ON CHARACTERISTICS						
Gate Threshold Voltage	$V_{\text{GS}(\text{TH})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-2.0		-4.0	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-8.5\text{A}$			0.2	Ω
DYNAMIC PARAMETERS						
Input Capacitance	C_{ISS}	$V_{\text{DS}}=-25\text{V}, V_{\text{GS}}=0\text{V}, f=1.0\text{MHz}$		700		pF
Output Capacitance	C_{OSS}			201		pF
Reverse Transfer Capacitance	C_{RSS}			41		pF
SWITCHING PARAMETERS						
Total Gate Charge	Q_G	$V_{\text{DS}}=-80\text{V}, V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-17\text{A},$ (Note 1, 2)		24		nC
Gate Source Charge	Q_{GS}			9		nC
Gate Drain Charge	Q_{GD}			6		nC
Turn-ON Delay Time	$t_{\text{D}(\text{ON})}$	$V_{\text{DD}}=-50\text{V}, V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-17\text{A},$ $R_{\text{G}}=3.3\Omega$ (Note 1, 2)		7		ns
Turn-ON Rise Time	t_R			18		ns
Turn-OFF Delay Time	$t_{\text{D}(\text{OFF})}$			19		ns
Turn-OFF Fall-Time	t_F			17		ns
SOURCE- DRAIN DIODE RATINGS AND CHARACTERISTICS						
Maximum Body-Diode Continuous Current	I_S				-17	A
Maximum Pulsed Drain-Source Diode Forward Current	I_{SM}				-51	A
Diode Forward Voltage	V_{SD}	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=-17\text{A}$			-5	V
Body Diode Reverse Recovery Time	t_{rr}	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=-17\text{A},$ $dI_{\text{F}}/dt=100\text{A}/\mu\text{s}$ (Note 1)		163		ns
Body Diode Reverse Recovery Charge	Q_{rr}			0.66		μC


Notes: 1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$.

2. Essentially independent of operating temperature.

■ TEST CIRCUITS AND WAVEFORMS




Peak Diode Recovery dv/dt Test Circuit




Peak Diode Recovery dv/dt Waveforms


■ TEST CIRCUITS AND WAVEFORMS (Cont.)




Switching Test Circuit




Switching Waveforms




Gate Charge Test Circuit



Gate Charge Waveform









Unclamped Inductive Switching Test Circuit









Unclamped Inductive Switching Waveforms


■ TYPICAL CHARACTERISTICS



■ TYPICAL CHARACTERISTICS (Cont.)



- TYPICAL CHARACTERISTICS (Cont.)



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.