

# UTC UNISONIC TECHNOLOGIES CO., LTD

LXXLD37 CMOS IC

# 3.0A, ULTRA LOW DROPOUT (0.17V @ 3.0A) LINEAR **REGULATOR**

#### **FEATURES**

The UTC LXXLD37 is a typical LDO with the features of very low dropout voltage as low as 0.17V at output current 3A.

For normal operation, two supply voltages are necessary. One called control voltage from other equipment can shutdown the output voltage and it should pull and hold the voltage of EN pin less than 0.5V. Another one is the main supply voltage whose purpose is for main power conversion, to keep the power dissipation low, and to make the dropout voltage lower.

Internally, in the UTC LXXLD37, there're many functions which can be seen in the block figure to prevent the IC from being damaged. Internal Power-On-Reset (POR) circuit can control the two supply voltages to prevent fault operations of the circuit; the thermal shutdown circuit is able to protect the device from over thermal operation, and a current limit function will keep the device work safely under current over-loads.

The UTC LXXLD37 can be used as an ideal to provide well supply voltage in the applications, such as front-side-bus termination on motherboard, NB applications, front side bus V<sub>TT</sub> (1.2V/3A) and note book PC applications.




- \* Low Dropout (V<sub>D</sub>)=0.17V (typ.) @ I<sub>OUT</sub>=3.0A
- \* Low ESR Output Capacitor
- \* V<sub>REF</sub>=0.8V
- \* Fast Transient Response
- \* Output Voltage Adjustable through External Resistors
- \* POR(Power-On-Reset) controlling  $V_{\text{CNTL}}$  and  $V_{\text{IN}}$
- \* With internal Soft-Start


- \* Internal Current Limit Protection
- \* Internal Under Voltage Protection
- \* Hysteretic Thermal Shutdown
- \* With Power-OK Output (with a Delay Time)
- \* Low Shutdown Quiescent Current (<30 uA)
- \* Shutdown/Enable Control Function

IIIICII	iai Ou	111	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1110	LCCL	OH
4				_		

#### ORDERING INFORMATION

Ordering	Number	Dealtage	Dooking	
Lead Free Halogen Free		Package	Packing	
LXXLD37L-SH2-R	LXXLD37G-SH2-R	HSOP-8	Tape Reel	
LXXLD37L-K10-3030-R	LXXLD37G-K10-3030-R	DFN3030-10	Tape Reel	






# MARKING INFORMATION

PACKAGE	VOLTAGE CODE	MARKING
HSOP-8	AD: ADJ	Voltage Code  Voltage Code  Voltage Code  1 2 3 4  Date Code  L: Lead Free  G: Halogen Free  Lot Code
DFN3030-10		LXXLD 37 → Voltage Code


# ■ PIN CONFIGURATION



# ■ PIN DESCRIPTION

PIN NO.			DESCRIPTION			
HSOP-8	DFN3030-10	PIN NAME	DESCRIFTION			
1	Exposed Pad	GND	Ground pin.			
2	2	FB	There's an external resistor divider connected to this pin which is necessary to give the feedback voltage to the regulator. The external circuit is combined as the follow: between $V_{OUT}$ and FB is R1(connected with a bypass capacitor which can improve the load transient response),and between FB and ground is R2.The value of R2 and R1 are recommended between $100\Omega\sim10 k\Omega$ .So the output voltage is equals: $V_{OUT}=0.8\times(1+\frac{R1}{R2})(V)$			
3, 4	3, 4, 5	Vоит	The output voltage pin of the regulator. There should be set an output capacitor to compensate for closed-loop and also to improve transient responses. It's necessary to connect Pin 3 and Pin 4 together by wide tracks.			
5	6, 7, 8	Vin	This pin is the main supply input.  Monitoring this pin's voltage can reset Power-On.			
6	10	V <sub>CNTL</sub>	Power input pin of the control circuitry. Connecting this pin to a +5V (recommended) supply voltage provides the bias for the control circuitry. The voltage at this pin is monitored for Power-On Reset purpose.			
7	1	POK	Output pin for Power-OK signal output. Being an open drain output, through senescing FB voltage, this pin can show the users the output voltage's states. That's this pin will be low under any of these two situations: the rising FB voltage is not above the V <sub>POK</sub> threshold; the falling FB voltage is below the V <sub>PNOK</sub> threshold. That indicates the output voltage is not ready for users.			
8	9	EN	Input Enable control pin. The output voltage can be shut down when this pin is below 0.5V. This pin's voltage can be set higher than $V_{\text{CNTL}}$ voltage by an internal 10 $\mu$ A current source, and then the regulator will begin working normally.			
Exposed Pad	-	NC	Connect exposed pad to GND or V <sub>IN</sub> .			

### ■ BLOCK DIAGRAM



LXXLD37 cmos ic

### ■ ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (V <sub>CNTL</sub> to GND)	V <sub>CNTL</sub>	6.0	V
Supply Voltage (V <sub>IN</sub> to GND)	V <sub>IN</sub>	6.0	V
EN and FB to GND	V <sub>I/O</sub>	V <sub>CNTL</sub> +0.3	V
Junction Temperature	TJ	+150	°C
Storage Temperature	T <sub>STG</sub>	-65 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

### ■ RECOMMENDED OPERATING CONDITIONS

PARAMETER		SYMBOL	RATINGS	UNIT
Supply Voltage	Control	V <sub>CNTL</sub>	2.9 ~ 5.5	V
Supply Voltage	Input	V <sub>IN</sub>	1.0 ~ 5.5	V
Output Current		l <sub>out</sub>	0 ~ 3.0	Α

### ■ THERMAL DATA

PARAMETER		SYMBOL	RATINGS	UNIT
Junction to Ambient	HSOP-8	0	143	°C/W
	DFN3030-10	ÐJA	65 (Note)	°C/W

Note: The data tested by surface mounted on a 2 inch<sup>2</sup> FR-4 board with 2OZ copper.

### ■ ELECTRICAL CHARACTERISTICS


(T<sub>A</sub> = 25°C, V<sub>CNTL</sub> = 5V, V<sub>IN</sub> = 1.5V, V<sub>OUT</sub> = 1.2V, unless otherwise specified)

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CNTL</sub> Nominal Supply Current		ICNTL	EN = V <sub>CNTL</sub>		1.0	1.5	mA
V <sub>CNTL</sub> Shutdown Current		I <sub>SD</sub>	EN = GND		18	30	μΑ
POR Threshold	VCNTL	\ /	V <sub>CNTL</sub> Rising	2.5	2.7	2.9	V
POR Trifeshold	V <sub>IN</sub>	$V_{THR}$	V <sub>IN</sub> Rising	8.0	0.9	1.0	V
DOD II .	VCNTL				0.3		V
POR Hysteresis	V <sub>IN</sub>	V <sub>HYS</sub>			0.4		V
Reference Voltage		$V_{REF}$	FB =V <sub>OUT</sub>		0.8		V
Output Voltage Accuracy			I <sub>OUT</sub> =0A~3A, T <sub>J</sub> =+25°C	-2.0		2.0	%
Line Regulation		ΔVουτ		-0.15		±0.15	%/V
Line Regulation		ΔVIN× VOUT	I <sub>OUT</sub> =10mA,V <sub>CNTL</sub> =3~5V	-0.15		+0.15	70/ V
Load Regulation		ΔVουτ	I <sub>оит</sub> =0А~3А		0.1	1.5	%
Load (Vegulation)		Vout	1001-07-37		0.1	1.5	70
Current Limit		I <sub>LIMIT</sub>	V <sub>CNTL</sub> =5V, T <sub>J</sub> =+25°C	4.5	6.5		Α
Dropout Voltage		$V_D$	V <sub>CNTL</sub> =5V I <sub>OUT</sub> =3A		0.17	0.36	V
Over Temperature Shutdown		OTS	T <sub>J</sub> Rising		150		°C
Soft Start Time		Tss			0.85		ms
Under-Voltage Threshold			V <sub>FB</sub> Falling		0.4		V
EN Logic High Threshold Voltage			V <sub>EN</sub> Rising	0.7	1.0	1.3	V
EN Hysteresis					100		mV
EN Pin Pull-Up Current			EN=GND		6.8		μΑ
POK Threshold Voltage for Power OK		$V_{POK}$	V <sub>FB</sub> Rising	90%	92%	95%	$V_{REF}$
POK Threshold Voltage for Power Not OK		V <sub>PNOK</sub>	V <sub>FB</sub> Falling		83%		V <sub>REF</sub>
POK Low Voltage			POK sinks 5mA		0.25	0.4	V


LXXLD37

# ■ TYPICAL APPLICATION CIRCUIT

# Using an Output Capacitor with ESR ≥ 18mΩ



# Using an MLCC as the Output Capacitor



LXXLD37

**CMOS IC** 

#### APPLICATION INFORMATION

#### **Power Sequencing**

When there's no main voltage applied at  $V_{IN}$ , it is suggested not to apply a voltage to  $V_{OUT}$  for a long time. Because the internal parasitic diode (between  $V_{OUT}$  to  $V_{IN}$ ) will conduct and dissipate power, there's no protection.

#### **Output Capacitor**

A proper output capacitor to maintain stability and improve transient response over temperature and current is necessary. Proper ESR (equivalent series resistance) and capacitance of the output capacitor should be selected properly for stability of the normal operation and good load transient response.

Many kinds of capacitors can be used as an output capacitor, such as ultra-low-ESR capacitors (like ceramic chip capacitors), low-ESR bulk capacitors (like solid Tantalum, POSCap, and Aluminum electrolytic capacitors). And also the value of the output capacitors' can be increased without limit.

In the applications with large stepping load current, the low-ESR bulk capacitors are normally recommended.

Decoupling ceramic capacitors are recommended to be placed at the load and ground pins very closely and also the impedance of the layout must be minimized.


#### **Input Capacitor**

In order to prevent the input rail from dropping, the proper input capacitor to supply current surge during stepping load transients is required. Because the limited slew rate of the surge currents, more parasitic inductance needs more input capacitance.


Ultra-low-ESR capacitors (>100mF, ESR<300mW) is recommended for the input capacitor.

#### **Feedback Network**

The following figure shows the feedback network between V<sub>OUT</sub> GND and FB pins. Working with the internal error amplifier, the feedback network can provide proper frequency response for the UTC **LXXLD37**.



TYPICAL CHARACTERISTICS (Cont.)



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.