



UCD4066

CMOS IC


QUAD BILATERAL SWITCH

■ DESCRIPTION

The UTC **UCD4066** is a quad bilateral switch which can be applied for switching of analog signals and digital signals. When control input CONT is set to "H" level, the impedance between input and output of the switch becomes low and when it is set to "L" level, the impedance becomes high. It has a much lower "ON" resistance, and "ON" resistance is relatively constant over the input-signal range.

■ FEATURES

- * 15V Digital or $\pm 7.5V$ Peak-to-Peak Switching
- * 85 Ω Typical On-State Resistance for 15V Operation
- * High noise immunity 0.45 V_{DD} (typ.)
- * Matched "ON" resistance $\Delta R_{ON}=5\Omega$ (typ.) over 15V signal input
- * High degree linearity 0.1% distortion (typ.)
@ $f_{IS}=1kHz$, $V_{IS}=5V_{P-P}$, $V_{DD}-V_{SS}=5V$, $R_L=10k\Omega$
- * Extremely low "OFF" 0.1nA (typ.)
switch leakage: @ $V_{DD}-V_{SS}=10V$, $T_A=25^\circ C$
- * Extremely high control input impedance $10^{12}\Omega$ (typ.)
- * Frequency response, switch "ON" 40 MHz (typ.)



■ ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
UCD4066L-D14-T	UCD4066G-D14-T	DIP-14	Tube
UCD4066L-UEA-R	UCD4066G-UEA-R	SOP-14U	Tape Reel
UCD4066L-UEB-R	UCD4066G-UEB-R	TSSOP-14U	Tape Reel

UCD4066G-D14-T (1) Packing Type (2) Package Type (3) Green Package	(1) T: Tube, R: Tape Reel (2) D14: DIP-14, UEA: SOP-14U, UEB: TSSOP-14U (3) G: Halogen Free and Lead Free, L: Lead Free
--	--

■ MARKING

DIP-14	SOP-14U / TSSOP-14U
14 13 12 11 10 9 8 UTC □ □ □ □ UCD4066 □ □ □ 1 2 3 4 5 6 7 → Date Code L: Lead Free G: Halogen Free → Lot Code	14 13 12 11 10 9 8 UTC □ □ □ □ UCD4066 □ □ □ 1 2 3 4 5 6 7 → Date Code L: Lead Free G: Halogen Free → Lot Code


■ PIN CONFIGURATION




■ PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION
1	IN/OUT	Signal IN/OUT A
2	OUT/IN	Signal OUT/IN A
3	OUT/IN	Signal OUT/IN B
4	IN/OUT	Signal IN/OUT B
5	CONTROL B	CONTROL B
6	CONTROL C	CONTROL C
7	V _{SS}	Ground
8	IN/OUT	Signal IN/OUT C
9	OUT/IN	Signal OUT/IN C
10	OUT/IN	Signal OUT/IN D
11	IN/OUT	Signal IN/OUT D
12	CONTROL D	CONTROL D
13	CONTROL A	CONTROL A
14	V _{DD}	Power supply

■ BLOCK DIAGRAM



■ SCHEMATIC DIAGRAM



■ ABSOLUTE MAXIMUM RATING (V_{SS}=0V unless otherwise specified.)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V _{DD}	-0.5 ~ +18	V
Input Voltage	V _{IN}	-0.5 ~ V _{CC} +0.5	V
Storage Temperature	T _{STG}	-65 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ RECOMMENDED OPERATING CONDITIONS (V_{SS}=0V unless otherwise specified.)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V _{DD}	3 ~ 15	V
Input Voltage	V _{IN}	0 ~ V _{DD}	V
Operating Temperature	T _A	-40 ~ +125	°C

■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient	DIP-14	65	°C/W
	SOP-14U	90	°C/W
	TSSOP-14U	115	°C/W

■ DC ELECTRICAL CHARACTERISTICS (T_A=25°C, V_{SS}=0V unless otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Quiescent Device Current	I _{DD}	V _{IN} =V _{DD}	V _{DD} =5V		0.01	1.0	μA
			V _{DD} =10V		0.01	2.0	
			V _{DD} =15V		0.01	4.0	
SINGAL INPUTS AND OUTPUTS							
“ON” Resistance	R _{ON}	R _L =10kΩ~(V _{DD} -V _{SS} /2), V _{CON} =V _{DD} , V _{SS} ~V _{DD}	V _{DD} =5V		240	1050	Ω
			V _{DD} =10V		120	400	
			V _{DD} =15V		80	240	
Δ“ON” Resistance Between Any 2 of 4 Switches	ΔR _{ON}	R _L =10kΩ~(V _{DD} -V _{SS} /2), V _{CC} =V _{DD} , V _{IS} =V _{SS} ~V _{DD}	V _{DD} =5V		20		Ω
			V _{DD} =10V		10		
			V _{DD} =15V		5		
Input or Output Leakage Switch “OFF”	I _{IS}	V _{CON} =0			±0.1	±50	nA
CONTROL INPUTS							
LOW Level Input Voltage	V _{ILC}	V _{IS} =V _{SS} and V _{DD} , V _{OS} =V _{DD} and V _{SS} , I _{IS} =±10μA	V _{DD} =5V		2.25	1.5	V
			V _{DD} =10V		4.5	3.0	
			V _{DD} =15V		6.75	4.0	
HIGH Level Input Voltage	V _{IHC}	V _{DD} =5V	3.5	2.75		V	
		V _{DD} =10V (Note 5)	7.0	5.5			
		V _{DD} =15V	11.0	8.25			
Input Current	I _{IN}	V _{DD} -V _{SS} =15V, V _{DD} ≥V _{IS} ≥V _{SS} , V _{DD} ≥V _{CON} ≥V _{SS}			±10 ⁻⁵	±0.3	μA

■ AC ELECTRICAL CHARACTERISTICS

($T_A=25^{\circ}\text{C}$, $t_R=t_F=20\text{nS}$ and $V_{SS}=0\text{V}$, unless otherwise specified) (Note 1)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Propagation Delay Time Signal	t_{PHL}, t_{PLH}	$V_{CON}=V_{DD}$, $C_L=5\text{pF}$, $R_L=200\text{k}\Omega$ (Fig. 1)				
		$V_{DD}=5\text{V}$		25	55	ns
		$V_{DD}=10\text{V}$		15	35	ns
		$V_{DD}=15\text{V}$		10	25	ns
Propagation Delay Time Control Input to Signal	t_{PZH}, t_{PZL}	$R_L=1\text{k}\Omega$, $C_L=50\text{pF}$, (Fig. 2, 3)				
Output High Impedance to Logical Level		$V_{DD}=5\text{V}$			125	ns
		$V_{DD}=10\text{V}$			60	ns
		$V_{DD}=15\text{V}$			50	ns
Propagation Delay Time Control Input to Signal	t_{PHZ}, t_{PLZ}	$R_L=1\text{k}\Omega$, $C_L=50\text{pF}$, (Fig. 2, 3)				
Output Logical Level to High Impedance		$V_{DD}=5\text{V}$			125	ns
		$V_{DD}=10\text{V}$			60	ns
		$V_{DD}=15\text{V}$			50	ns
Sine Wave Distortion		$V_{CON}=V_{DD}=5\text{V}$, $V_{SS}=-5\text{V}$, $R_L=10\text{k}\Omega$, $V_{IS}=5V_{p-p}$, $f=1\text{kHz}$ (Fig. 4)		0.1		%
Frequency Response-Switch "ON" (Frequency at -3dB)		$V_{CON}=V_{DD}=5\text{V}$, $V_{SS}=-5\text{V}$, $R_L=1\text{k}\Omega$, $20 \text{ Log}_{10}(V_{OS}/V_{IS})=-3\text{dB}$, $V_{IS}=5.0V_{p-p}$ (Fig. 4)		40		MHz
Feedthrough - Switch "OFF" (Frequency at -50dB)		$V_{DD}=5.0\text{V}$, $V_{CC}=V_{SS}=-5.0\text{V}$, $R_L=1\text{k}\Omega$, $V_{IS}=5.0V_{p-p}$, $20 \text{ Log}_{10}(V_{OS}/V_{IS})=-50\text{dB}$ (Fig. 4)		1.25		MHz
Crosstalk Between Any Two Switches (Frequency at -50dB)		$V_{DD}=V_{CON(A)}=5.0\text{V}$, $R_L=1\text{k}\Omega$, $V_{SS}=V_{CON(B)}=5.0\text{V}$, $V_{IS(A)}=5.0V_{p-p}$, $20 \text{ Log}_{10}(V_{OS(B)}/V_{IS(A)})=-50\text{dB}$ (Fig. 5)		0.9		MHz
Crosstalk, Control Input to Signal Output		$V_{DD}=10\text{V}$, $R_L=10\text{k}\Omega$, $R_{IN}=1\text{k}\Omega$, $V_{CC}=10\text{V}$ Square Wave, $C_L=50\text{pF}$ (Fig. 6)		150		mV _{P-P}
Maximum Control Input		$R_L=1\text{k}\Omega$, $C_L=50\text{pF}$, $V_{OS(f)}=\frac{1}{2} V_{OS}(1\text{kHz})$ (Fig. 7)				
		$V_{DD}=5\text{V}$		6		MHz
		$V_{DD}=10\text{V}$		8		MHz
		$V_{DD}=15\text{V}$		8.5		MHz
Signal Input Capacitance	C_{IS}			8.0		pF
Signal Output Capacitance	C_{OS}	$V_{DD}=10\text{V}$		8.0		pF
Feedthrough Capacitance	C_{IOS}	$V_{CON}=0\text{V}$		0.5		pF
Control Input Capacitance	C_{IN}			5.0	7.5	pF

Notes: 1. AC Parameters are guaranteed by DC correlated testing.

2. These devices should not be connected to circuits with the power "ON".

3. In all cases, there is approximately 5 pF of probe and jig capacitance in the output; however, this capacitance is included in C_L wherever it is specified.

4. V_{IS} is the voltage at the in/out pin and V_{OS} is the voltage at the out/in pin. V_{CON} is the voltage at the control input.

5. Conditions for V_{IHC} :

- $V_{IS}=V_{DD}$, I_{OS} =standard B series I_{OH}
- $V_{IS}=0\text{V}$, I_{OL} = standard B series I_{OL}

SPECIAL CONSIDERATION

Using continuously under heavy loads may cause UTC **UCD4066** to decrease in the reliability even if the operating conditions are within the absolute maximum ratings and the operating ranges.

In applications where separate power sources are used to drive V_{DD} and the signal input, the V_{DD} current capability should exceed V_{DD}/R_L . This provision avoids any permanent current flow or clamp action of the V_{DD} supply when power is applied or removed from UTC **UCD4066**.

AC TEST CIRCUIT AND SWITCHING TIME WAVEFORMS




Fig. 1 t_{PHL} , t_{PLH} Propagation Delay Time Signal Input to Signal Output




Fig. 2 t_{PZH} , t_{PHZ} Propagation Delay Time Control to Signal Output




Fig. 3 t_{PZL} , t_{PLZ} Propagation Delay Time Control to Signal Output

■ AC TEST CIRCUIT AND SWITCHING TIME WAVEFORMS (Cont.)




Fig. 4 Sine Wave Distortion, Frequency Response and Feedthrough




Fig. 5 Crosstalk Between Any Two Switches




Fig. 6 Crosstalk: Control Input to Signal Output

■ AC TEST CIRCUIT AND SWITCHING TIME WAVEFORMS (Cont.)









Fig. 7 Maximum Control Input Frequency

Fig. 8 Test circuit for measuring R_{ON}

■ TYPICAL CHARACTERISTICS



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.