



# UTT48NN06H


**POWER MOSFET**

## 48A, 60V N-CHANNEL POWER MOSFET

■ DESCRIPTION

The UTC **UTT48NN06H** is a N-channel mode power MOSFET using UTC's advanced technology to provide customers with a minimum on-state resistance, low gate charge and high switching speed.

The UTC **UTT48NN06H** is suitable for high voltage synchronous rectifier and DC/DC converters, etc.




SOP-8

■ FEATURES

- \*  $R_{DS(ON)} \leq 18\text{ m}\Omega$  @  $V_{GS}=10\text{V}$ ,  $I_D=16\text{A}$
- \* High Switching Speed
- \* High Cell Density Trench Technology

■ SYMBOL




■ ORDERING INFORMATION

Ordering Number		Package	Pin Assignment								Packing
Lead Free	Halogen Free		1	2	3	4	5	6	7	8	
UTT48NN06HL-S08-R	UTT48NN06HG-S08-R	SOP-8	S1	G1	S2	G2	D2	D2	D1	D1	Tape Reel

Note: Pin Assignment: G: Gate D: Drain S: Source

UTT48NN06HG-S08-R 	(1)Packing Type	(1) R: Tape Reel
	(2)Package Type	(2) S08: SOP-8
	(3)Green Package	(3) G: Halogen Free and Lead Free, L: Lead Free

MARKING



■ ABSOLUTE MAXIMUM RATING ( $T_c=25^\circ\text{C}$ , unless otherwise specified)

PARAMETER		SYMBOL	RATINGS	UNIT
Drain-Source Voltage		$V_{DSS}$	60	V
Gate-Source Voltage		$V_{GSS}$	$\pm 20$	V
Drain Current	Continuous	Total	16	A
		Single	8	A
	Pulsed (Note 2)	Single	$I_{DM}$	48
Avalanche Energy	Single Pulsed (Note 3)	$E_{AS}$	125	mJ
Peak Diode Recovery dv/dt (Note 4)		dv/dt	3.9	V/nS
Power Dissipation (Note 5)		$P_D$	5	W
Junction Temperature		$T_J$	+150	$^\circ\text{C}$
Storage Temperature Range		$T_{STG}$	-55 ~ +150	$^\circ\text{C}$

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. Repetitive Rating: Pulse width limited by maximum junction temperature.

3.  $L = 10\text{mH}$ ,  $I_{AS} = 5.0\text{A}$ ,  $V_{DD} = 50\text{V}$ ,  $R_G = 25\Omega$ , Starting  $T_J = 25^\circ\text{C}$ .

4.  $I_{SD} \leq 30\text{A}$ ,  $di/dt \leq 200\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(BR)DSS}$ ,  $T_J \leq 25^\circ\text{C}$ .

5. Device mounted on FR-4 substrate PC board, 2oz copper, with 1inch square copper plate.

■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient	$\theta_{JA}$	125	$^\circ\text{C}/\text{W}$
Junction to Case	$\theta_{JC}$	25	$^\circ\text{C}/\text{W}$

Note: Device mounted on FR-4 substrate PC board, 2oz copper, with 1inch square copper plate.


■ ELECTRICAL CHARACTERISTICS (T<sub>J</sub> =25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V	60			V
Drain-Source Leakage Current	I <sub>DSS</sub>	V <sub>DS</sub> =60V, V <sub>GS</sub> =0V			1	μA
Gate-Source Leakage Current	Forward	I <sub>GSS</sub>			+100	nA
	Reverse				-100	nA
<b>ON CHARACTERISTICS</b>						
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	2.0		4.0	V
Static Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =16A			18	mΩ
<b>DYNAMIC PARAMETERS</b>						
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1.0MHz		2179		pF
Output Capacitance	C <sub>OSS</sub>			170		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			140		pF
<b>SWITCHING PARAMETERS</b>						
Total Gate Charge (Note 1)	Q <sub>G</sub>	V <sub>DS</sub> =48V, V <sub>GS</sub> =10V, I <sub>D</sub> =16A (Note 1, 2)		59		nC
Gate to Source Charge	Q <sub>GS</sub>			13		nC
Gate to Drain Charge	Q <sub>GD</sub>			21		nC
Turn-on Delay Time (Note 1)	t <sub>D(ON)</sub>	V <sub>DS</sub> =30V, V <sub>GS</sub> =10V, I <sub>D</sub> =16A, R <sub>G</sub> =3Ω (Note 1, 2)		11		ns
Rise Time	t <sub>R</sub>			19		ns
Turn-off Delay Time	t <sub>D(OFF)</sub>			30		ns
Fall-Time	t <sub>F</sub>			20		ns
<b>SOURCE- DRAIN DIODE RATINGS AND CHARACTERISTICS</b>						
Maximum Body-Diode Continuous Current	I <sub>S</sub>				16	A
Maximum Body-Diode Pulsed Current	I <sub>SM</sub>				48	A
Drain-Source Diode Forward Voltage (Note 1)	V <sub>SD</sub>	I <sub>S</sub> =16A, V <sub>GS</sub> =0V			1.4	V
Reverse Recovery Time (Note 1)	t <sub>rr</sub>	I <sub>S</sub> =30A, V <sub>GS</sub> =0V, dI/dt=100A/μs		21		nS
Reverse Recovery Charge	Q <sub>rr</sub>			39		nC


Notes: 1. Pulse Test: Pulse width ≤ 300μs, Duty cycle ≤ 2%.

2. Essentially independent of operating temperature.

## TEST CIRCUITS AND WAVEFORMS




**Peak Diode Recovery dv/dt Test Circuit**




**Peak Diode Recovery dv/dt Waveforms**


## TEST CIRCUITS AND WAVEFORMS




**Switching Test Circuit**




**Switching Waveforms**




**Gate Charge Test Circuit**



**Gate Charge Waveform**









**Unclamped Inductive Switching Test Circuit**









**Unclamped Inductive Switching Waveforms**


## TYPICAL CHARACTERISTICS



## TYPICAL CHARACTERISTICS (Cont.)



■ TYPICAL CHARACTERISTICS (Cont.)



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.