LCX LV LVC LVX Family


Loading...

___Part No.___
______
(勾選方式)
___Description___
___Technology family___
______
(勾選方式)
___Number of channels___
______
(勾選方式)
___Sub family___
______
(勾選方式)
___Function___
______
(勾選方式)
VCC(V)
Min

(Range)
VCC(V)
Max

(Range)
tPD(nS)
Max

(Range)
ICC(uA)
Max

(Range)
Output Driver Iout(mA)
Max

(Range)
___Package___
______
(勾選方式)
___U74LCX74___
___LOW VOLTAGE DUAL D-TYPE___
___POSITIVE EDGE-TRIGGERED___
___FLIP-FLOP WITH 5V TOLERANT___
___INPUTS___
___LCX___
___2___
___D-TYPE FLIP-FLOP___
___push-pull output___
___Ioff supports partial-power-down mode operation___
2
3.6
7
10
24
___TSSOP-14___
___U74LV00___
___QUADRUPLE 2-INPUT NAND GATE___
___LV___
___4___
___NAND GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
2
5.5
7.5
20
12
___TSSOP-14___
___U74LV126A___
___QUADRUPLE BUS BUFFER___
___GATES WITH 3-STATE___
___OUTPUTS___
___LV___
___4___
___BUFFER___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
2
5.5
7.5
20
16
___DIP-14___
___SOP-14___
___TSSOP-14___
___U74LV164___
___8-BIT SERIAL-IN/PARALLELOUT SHIFT REGISTER___
___LV___
___1___
___REGISTER___
___push-pull output___
___CLR pin___
2
5.5
10
20
12
___SOP-14U___
___TSSOP-14U___
___U74LV1T08___
___SINGLE POWER SUPPLY___
___2-INPUT POSITIVE AND GATE___
___CMOS LOGIC LEVEL SHIFTER___
___LV___
___1___
___AND GATE___
___push-pull output___
___volage-level translator___
1.6
5.5
7
1
8
___SOT-25___
___SOT-353___
___U74LV1T32___
___SINGLE POWER SUPPLY___
___2-INPUT POSITIVE OR GATE___
___CMOS LOGIC LEVEL SHIFTER___
___LV___
___1___
___OR GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
___volage-level translator___
1.6
5.5
7
1
8
___SOT-353___
___U74LV1T34___
___SINGLE POWER SUPPLY___
___SINGLE BUFFER GATE CMOS___
___LOGIC LEVEL SHIFTER___
___LV___
___1___
___BUFFER___
___push-pull output___
___volage-level translator___
1.6
5.5
7
1
8
___SOT-25___
___SOT-23-5___
___SOT-353___
___U74LV4052___
___DUAL 4-CHANNEL ANALOG___
___MULTIPLEXERS/DEMULTIPLEX___
___ERS___
___LV___
___2___
___MULTIPLEXER___
___multiplexer___
___Ioff supports partial-power-down mode operation___
2
5.5
6
20
-
___SOP-16___
___TSSOP-16___
___U74LV3G14___
___TRIPLE SCHMITT-TRIGGER INVERTER___
___LV___
___3___
___INVERTER___
___push-pull output___
___schmitt-trigger___
___Ioff supports partial-power-down mode operation___
1.65
5.5
10.6
10
12
___SOP-8___
___U74LVC00A___
___QUAD 2-INPUT NAND GATE___
___LVC___
___4___
___NAND GATE___
___push-pull output___
1.65
3.6
4.3
10
24
___SOP-14U___
___TSSOP-14U___
___U74LVC00B___
___QUAD 2-INPUT NAND GATE___
___LVC___
___4___
___NAND___
___push-pull output___
1.65
3.6
4.3
10
24
___SOP-14U___
___TSSOP-14U___
___U74LVC02A___
___QUAD 2-INPUT POSITIVE-NOR___
___GATE___
___LVC___
___4___
___NOR GATE___
___push-pull output___
1.65
3.6
4.4
10
24
___SOP-14___
___TSSOP-14___
___U74LVC04A___
___HEX INVERTERS___
___LVC___
___6___
___INVERTER___
___push-pull output___
1.65
3.6
4.3
1
24
___DIP-14___
___SOP-14U___
___TSSOP-14U___
___U74LVC06A___
___HEX INVERTER___
___BUFFERS/DRIVERS WITH___
___OPEN-DRAIN OUTPUTS___
___LVC___
___6___
___INVERTER___
___open-drain output___
___Ioff supports partial-power-down mode operation___
1.65
3.6
2.8
1
24
___SOP-14U___
___TSSOP-14U___
___U74LVC07A___
___HEX BUFFERS WITH OPEN-DRAIN OUTPUTS___
___LVC___
___6___
___BUFFER___
___open-drain output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
4.6
10
32
___SOP-14U___
___TSSOP-14U___
___U74LVC08A___
___QUAD 2-INPUT AND GATE___
___LVC___
___4___
___AND GATE___
___push-pull output___
1.65
3.6
5.9
1
24
___SOP-14U___
___TSSOP-14U___
___U74LVC09A___
___QUAD 2-INPUT NAND GATE___
___WITH OPEN-DRAIN OUTPUT___
___LVC___
___4___
___NAND GATE___
___open-drain output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.6
10
32
___SOP-14___
___TSSOP-14___
___U74LVC14A___
___HEX SCHMITT-TRIGGER___
___INVERTERS___
___LVC___
___6___
___INVERTER___
___push-pull output___
___schmitt-trigger___
___Ioff supports partial-power-down mode operation___
1.65
3.6
9
1
24
___SOP-14U___
___TSSOP-14U___
___U74LVC17A___
___HEX SCHMITT-TRIGGER___
___BUFFER___
___LVC___
___6___
___BUFFER___
___push-pull output___
___schmitt-trigger___
___Ioff supports partial-power-down mode operation___
1.65
5.5
4.3
10
32
___SOP-14U___
___TSSOP-14U___
___U74LVC32A___
___QUAD 2-INPUT POSITIVE-OR___
___GATE___
___LVC___
___4___
___OR GATE___
___push-pull output___
1.65
3.6
3.8
10
24
___SOP-14U___
___TSSOP-14U___
___QFN-14(2.5×3.0)___
___U74LVC34A___
___HEX BUFFER___
___LVC___
___6___
___BUFFER___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
2.9
1
32
___SOP-14U___
___TSSOP-14U___
___U74LVC74A___
___DUAL POSITIVE-EDGETRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET___
___LVC___
___2___
___D-TYPE FLIP-FLOP___
___push-pull output___
___CLR pin___
1.65
3.6
4.4
10
24
___SOP-14U___
___TSSOP-14U___
___U74LVC86A___
___QUAD 2-INPUT EXCLUSIVE___
___OR GATE___
___LVC___
___4___
___XOR GATE___
___push-pull output___
1.65
3.6
4.4
1
24
___SOP-14U___
___TSSOP-14U___
___U74LVC125A___
___QUADRUPLE BUS BUFFER___
___GATE WITH 3-STATE OUTPUTS___
___LVC___
___4___
___BUFFER___
___3-state output___
___OE pin___
1.65
3.6
8
1
24
___SOP-14U___
___TSSOP-14U___
___U74LVC126A___
___QUADRUPLE BUS BUFFER___
___GATES WITH 3-STATE___
___OUTPUTS___
___LVC___
___4___
___BUFFER___
___push-pull putput___
___3-state output___
___OE pin___
1.65
3.6
5.7
1
24
___SOP-14U___
___TSSOP-14U___
___QFN-14(2.5×3.0)___
___U74LVC138___
___3-LINE TO 8-LINE DECODERS___
___DEMULTIPLEXERS___
___LVC___
___1___
___DECODER___
___push-pull output___
1.65
3.6
6.7
10
24
___DIP-16___
___SOP-16___
___TSSTP-16___
___U74LVC157___
___QUADRUPLE 2-LINE TO 1-LINE___
___DATA___
___SELECTORS/MULTIPLEXERS___
___LVC___
___4___
___MULTIPLEXER___
___multiplexer___
___Ioff supports partial-power-down mode operation___
1.65
3.6
5
1
24
___SOP-16___
___TSSOP-16___
___U74LVC240___
___OCTAL BUFFER/DRIVER WITH___
___3-STATE OUTPUTS___
___LVC___
___8___
___BUFFER___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
6.5
10
24
___SOP-20___
___TSSOP-20U___
___U74LVC241___
___OCTAL BUFFER/DRIVER WITH___
___3-STATE OUTPUTS___
___LVC___
___8___
___BUFFER___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
6.1
10
24
___SOP-20___
___TSSOP-20U___
___U74LVC244___
___OCTAL BUFFER/DRIVER WITH___
___3-STATE OUTPUTS___
___LVC___
___8___
___BUFFER___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
5.7
1
24
___DIP-20___
___SOP-20___
___TSSOP-20U___
___SSOP-20___
___U74LVC244-Q___
___OCTAL BUFFER/DRIVER WITH___
___3-STATE OUTPUTS___
___LVC___
___8___
___BUFFER___
___multiplexer___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
6.6
1
24
___DIP-20___
___SOP-20___
___SSOP-20___
___TSSOP-20U___
___U74LVC245___
___OCTAL BUS TRANSCEIVER___
___WITH 3-STATE OUTPUTS___
___LVC___
___8___
___TRANSCEIVER___
___3-state output___
___OE pin___
___Direction (DIR) pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
6.1
1
24
___DIP-20___
___SOP-20___
___SSOP-20___
___TSSOP-20___
___U74LVC257___
___QUADRUPLE 2-LINE TO 1-LINE___
___DATA___
___SELECTORS/MULTIPLEXERS___
___3-STATE OUTPUTS___
___LVC___
___4___
___MULTIPLEXER___
___multiplexer___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
4.6
10
24
___SOP-16___
___TSSOP-16___
___U74LVC258___
___QUADRUPLE 2-LINE TO 1-LINE___
___DATA___
___SELECTORS/MULTIPLEXERS___
___3-STATE OUTPUTS___
___LVC___
___4___
___MULTIPLEXER___
___multiplexer___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
4.6
10
24
___SOP-16___
___TSSOP-16___
___U74LVC273___
___OCTAL D-TYPE FLIP-FLOP___
___WITH CLEAR;POSITIVE-EDGE___
___TRIGGER___
___LVC___
___8___
___D-TYPE FLIP-FLOP___
___push-pull output___
___CLR pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
6.8
10
24
___SOP-20___
___U74LVC373___
___OCTAL TRANSPARENT D-TYPE___
___LATCHES WITH 3-STATE___
___OUTPUTS___
___LVC___
___8___
___D-TYPE LATCH___
___3-state output___
___OE pin___
___LE pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
6.8
10
24
___SSOP-20___
___TSSOP-20U___
___U74LVC374___
___OCTAL EDGE-TRIGGERED___
___D-TYPE FLIP-FLOPS___
___WITH 3-STATE OUTPUTS___
___LVC___
___8___
___D-TYPE FLIP-FLOP___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
7
10
24
___SOP-20___
___TSSOP-20U___
___U74LVC540___
___OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS___
___LVC___
___8___
___BUFFER___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
5.3
10
24
___SSOP-20___
___TSSOP-20U___
___U74LVC541___
___OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS___
___LVC___
___8___
___BUFFER___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
5.1
10
24
___SOP-20___
___TSSOP-20U___
___U74LVC563___
___OCTAL TRANSPARENT D-TYPE___
___LATCHES WITH 3-STATE___
___OUTPUTS___
___LVC___
___8___
___D-TYPE LATCH___
___3-state output___
___OE pin___
___LE pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
6.8
10
24
___TSSOP-20___
___U74LVC573___
___OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS___
___LVC___
___8___
___D-TYPE LATCH___
___3-state output___
___OE pin___
___LE pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
6.9
10
24
___SSOP-20___
___TSSOP-20U___
___U74LVC574___
___OCTAL EDGE-TRIGGERED___
___D-TYPE FLIP-FLOPS___
___WITH 3-STATE OUTPUTS___
___LVC___
___8___
___D-TYPE FLIP-FLOP___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
7
10
24
___SOP-20___
___SSOP-20___
___TSSOP-20U___
___U74LVC640___
___OCTAL BUS TRANSCEIVER___
___WITH 3-STATE INVERTING___
___OUTPUTS___
___LVC___
___8___
___TRANSCEIVER___
___3-state output___
___OE pin___
___Direction (DIR) pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
8.3
1
24
___TSSOP-20___
___U74LVC827___
___10-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS___
___LVC___
___10___
___BUFFER___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
8.5
10
24
___SSOP-24___
___TSSOP-24___
___U74LVC16244___
___16-BIT BUFFER/DRIVER WITH___
___3-STATE OUTPUTS___
___LVC___
___16___
___BUFFER___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
3.6
4.1
20
24
___TSSOP-48___
___U74LVC4245___
___OCTAL BUS TRANSCEIVER___
___AND 3.3V TO 5V SHIFTER___
___WITH 3-STATE OUTPUTS___
___LVC___
___8___
___TRANSCEIVER___
___3-state output___
___OE pin___
___Direction (DIR) pin___
2.7
5.5
6.1
80
100
___SSOP-24___
___U74LVC1G00___
___SINGLE 2-INPUT NAND GATE___
___LVC___
___1___
___NAND GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
4
10
32
___SOT-25___
___SOT-23-5___
___SOT-353___
___U74LVC1G02___
___SINGLE 2-INPUT NOR GATE___
___LVC___
___1___
___NOR GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
4
10
32
___SOT-25___
___SOT-23-5___
___SOT-353___
___DFN1010-6___
___U74LVC1G04___
___SINGLE INVERTER GATE___
___LVC___
___1___
___INVERTER___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
6
10
32
___SOT-25___
___SOT-23-5___
___SOT-353___
___U74LVC1G06___
___SINGLE INVERTER WITH___
___OPEN-DRAIN OUTPUT___
___LVC___
___1___
___INVERTER___
___open-drain output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3
10
32
___SOT-23-5___
___SOT-353___
___SOT-25___
___U74LVC1G07___
___BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT___
___LVC___
___1___
___BUFFER___
___open-drain output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
6.6
10
32
___SOT-25___
___SOT-23-5___
___SOT-353___
___X2DFN1010-6___
___SOT-553___
___U74LVC1G08___
___2-INPUT AND GATE___
___LVC___
___1___
___AND GATE___
___open-drain output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
7
10
32
___SOT-25___
___SOT-23-5___
___SOT-353___
___DFN1010-6___
___SOT-553___
___U74LVC1G09___
___SINGLE 2-INPUT___
___POSITIVE-AND GATE WITH___
___OPEN-DRAIN OUTPUT___
___LVC___
___1___
___AND GATE___
___open-drain output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.9
10
32
___SOT-23-5___
___SOT-353___
___U74LVC1G10___
___SINGLE 3-INPUT___
___POSITIVE-NAND GATE___
___LVC___
___1___
___NAND GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.6
10
32
___SOT-26___
___SOT-363___
___U74LVC1G11___
___SINGLE 3-INPUT___
___POSITIVE-AND GATE___
___LVC___
___1___
___AND GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.5
10
32
___SOT-26___
___SOT-363___
___U74LVC1G14___
___SINGLE SCHMITT-TRIGGER INVERTER___
___LVC___
___1___
___INVERTER___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
6
10
32
___SOT-25___
___SOT-23-5___
___SOT-353___
___SOP-553___
___U74LVC1G17___
___SINGLE SCHMITT-TRIGGER___
___BUFFER___
___LVC___
___1___
___BUFFER___
___push-pull output___
___schmitt-trigger___
___Ioff supports partial-power-down mode operation___
1.65
5.5
6.8
10
32
___SOT-25___
___SOT-23-5___
___SOT-353___
___U74LVC1G17B___
___SINGLE SCHMITT-TRIGGER___
___BUFFER___
___LVC___
___1___
___BUFFER___
___push-pull output___
___schmitt-trigger___
___Ioff supports partial-power-down mode operation___
1.65
5.5
8.3
10
32
___SOT-25___
___SOT-23-5___
___SOT-353___
___U74LVC1G18___
___1-OF-2 NON-INVERTING___
___DEMULTIPLEXER WITH 3-STATE___
___DESELECTED OUTPUT___
___LVC___
___1___
___INVERTER___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.2
10
32
___SOT-26___
___SOT-363___
___U74LVC1G19___
___1-OF-2___
___DECODER/DEMULTIPLEXER___
___LVC___
___1___
___DECODER___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.9
10
32
___SOT-26___
___SOT-363___
___U74LVC1G27___
___SINGLE 3-INPUT POSITIVE-NOR GATE___
___LVC___
___1___
___NOR GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
5.5
10
32
___SOT-363___
___U74LVC1G32___
___SINGLE 2-INPUT POSITIVE-OR GATE___
___LVC___
___1___
___OR GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
6
10
32
___SOT-25___
___SOT-23-5___
___SOT-353___
___U74LVC1G34___
___SINGLE BUFFER GATE___
___LVC___
___1___
___BUFFER___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.2
10
32
___SOT-25___
___SOT-353___
___U74LVC1G57___
___MULTIPLE-FUNCTION GATE___
___LVC___
___1___
___MULTIPLEXER___
___multiplexer___
___schmitt-trigger___
___Ioff supports partial-power-down mode operation___
1.65
5.5
5.1
10
32
___SOT-26___
___SOT-23-6___
___SOT-363___
___U74LVC1G58___
___MULTIPLE-FUNCTION GATE___
___LVC___
___1___
___MULTIPLEXER___
___multiplexer___
___schmitt-trigger___
___Ioff supports partial-power-down mode operation___
1.65
5.5
5.1
10
32
___SOT-363___
___U74LVC1G66___
___SINGLE BILATRAL ANALOG SWITCH___
___LVC___
___1___
___SWITCH___
___switch___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
5.5
2
1
32
___SOT-25___
___SOT-23-5___
___SOT-353___
___U74LVC1G74___
___SINGLE POSITIVE-EDGE-TRIGGERED___
___D-TYPE FLIP-FLOP WITH CLEAR AND PRESET___
___LVC___
___1___
___D-TYPE FLIP-FLOP___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
6.1
10
32
___SOP-8___
___MSOP-8___
___CDFN2030-8___
___DFN2030-8___
___U74LVC1G79___
___SINGLE___
___POSITIVE-EDGE-TRIGGERED___
___D-TYPE FLIP-FLOP___
___LVC___
___1___
___D-TYPE FLIP-FLOP___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
4.5
10
32
___SOT-23-5___
___SOT-353___
___U74LVC1G80___
___SINGLE___
___POSITIVE-EDGE-TRIGGERED___
___D-TYPE FLIP-FLOP___
___LVC___
___1___
___D-TYPE FLIP-FLOP___
___positive-edge-triggered___
1.65
5.5
6.5
10
32
___SOT-23-5___
___SOT-353___
___U74LVC1G86___
___SINGLE 2-INPUT___
___EXCLUSIVE-OR GATE___
___LVC___
___1___
___XOR GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.3
10
32
___SOT-23-5___
___SOT-25___
___SOT-353___
___X2DFN1010-6___
___SOT-553___
___U74LVC1G97___
___CONFIGURABLE___
___MULTIPLE-FUNCTION GATE___
___LVC___
___1___
___MULTIPLEXER___
___multiplexer___
___schmitt-trigger___
___Ioff supports partial-power-down mode operation___
1.65
5.5
5.1
10
32
___SOT-363___
___U74LVC1G99___
___ULTRA-CONFIGURABLE___
___MULTIPLE-FUNCTION GATE___
___WITH 3-STATE OUTPUT___
___LVC___
___1___
___MULTIPLEXER___
___multiplexer___
___3-state output___
___schmitt-trigger___
___Ioff supports partial-power-down mode operation___
1.65
5.5
5.5
10
32
___SOP-8___
___MSOP-8___
___U74LVC1G125___
___BUS BUFFER/LINE DRIVER 3-STATE___
___LVC___
___1___
___BUFFER___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
5.5
7
10
32
___SOT-25___
___SOT-23-5___
___SOT-353___
___U74LVC1G126___
___BUS BUFFER/LINE DRIVER; 3-STATE___
___LVC___
___1___
___BUFFER___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
5.5
5
10
32
___SOT-25___
___SOT-23-5___
___SOT-353___
___X1DFN14510-6___
___SOT-553___
___X2DFN1010-6___
___U74LVC1G132___
___SINGLE 2-INPUT NAND GATE___
___WITH SCHMITT-TRIGGER___
___INPUTS___
___LVC___
___1___
___NAND GATE___
___push-pull output___
___schmitt-trigger___
___Ioff supports partial-power-down mode operation___
1.65
5.5
5
10
32
___SOT-25___
___SOT-23-5___
___SOT-353___
___U74LVC1G139___
___2-TO-4 LINE DECODER___
___LVC___
___2___
___DECODER___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
4.2
10
32
___SOP-8___
___MSOP-8___
___U74LVC1G157___
___SINGLE 2-INPUT___
___MULTIPLEXER___
___LVC___
___1___
___MULTIPLEXER___
___multiplexer___
___Ioff supports partial-power-down mode operation___
1.65
5.5
4.5
10
32
___SOT-26___
___SOT-363___
___U74LVC1G158___
___SINGLE 2-INPUT___
___MULTIPLEXER___
___LVC___
___1___
___MULTIPLEXER___
___multiplexer___
___Ioff supports partial-power-down mode operation___
1.65
5.5
4
10
32
___SOT-363___
___U74LVC1G175___
___SINGLE D-TYPE FLIP-FLOP___
___WITH ASYNCHRONOUS CLEAR___
___LVC___
___1___
___D-TYPE FLIP-FLOP___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
5.5
10
32
___SOT-26___
___SOT-363___
___U74LVC1G240___
___SINGLE BUFFER/DRIVER WITH___
___3-STATE OUTPUT___
___LVC___
___1___
___BUFFER___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
5.5
4
10
32
___SOT-353___
___U74LVC1G332___
___SINGLE 3-INPUT POSITIVE-OR GATE___
___LVC___
___1___
___OR GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
5
10
32
___SOT-26___
___U74LVC1G373___
___SINGLE D-TYPE LATCH WITH___
___3-STATE OUTPUT___
___LVC___
___1___
___D-TYPE LATCH___
___3-state output___
___OE pin___
___LE pin___
___Ioff supports partial-power-down mode operation___
1.65
5.5
4.7
10
32
___SOT-363___
___U74LVC1G374___
___SINGLE D-TYPE FLIP-FLOP___
___WITH 3-STATE OUTPUT___
___LVC___
___1___
___D-TYPE FLIP-FLOP___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
5.5
7.5
10
32
___SOT-363___
___U74LVC1G386___
___SINGLE 3-INPUT POSITIVE-XOR GATE___
___LVC___
___1___
___XOR GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
6
10
32
___SOT-363___
___U74LVC1G0832___
___SINGLE 3-INPUT POSITIVE___
___AND-OR GATE___
___LVC___
___1___
___AND-OR GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
4.5
10
32
___SOT-363___
___U74LVC1G3157___
___SINGLE-POLE,DOUBLE-THROW___
___ANALOG SWITCH___
___LVC___
___1___
___SWITCH___
___Single-Pole Double-Throw (SPDT) Switch___
___Ioff supports partial-power-down mode operation___
1.65
5.5
0.3
1
-
___SOT-26___
___SOT-363___
___X1DFN14510-6___
___U74LVC1G3157A___
___SINGLE-POLE,DOUBLE-THROW___
___ANALOG SWITCH___
___ANALOG SWITCH___
___LVC___
___1___
___SWITCH___
___Single-Pole Double-Throw (SPDT) Switch___
___Ioff supports partial-power-down mode operation___
1.65
5.5
0.3
1
-
___SOT-26___
___SOT-363___
___X1DFN14510-6___
___U74LVC1G3208___
___SINGLE 3-INPUT POSITIVE-OR-AND GATE___
___LVC___
___1___
___OR-AND GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
5.5
10
32
___SOT-363___
___U74LVC1GU04___
___SINGLE POWER SUPPLY___
___SINGLE INVERTER GATE___
___LVC___
___1___
___INVERTER___
___push-pull output___
___Unbuffered Output___
1.65
5.5
3.5
10
32
___SOT-353___
___SOT-25___
___U74LVC1T45___
___SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH___
___CONFIGURABLE VOLTAGE TRANSLATION___
___LVC___
___1___
___TRANSCEIVER___
___push-pull output___
___Direction (DIR) pin___
___Ioff supports partial-power-down mode operation___
___volage-level translator___
1.65
5.5
3.9
5
32
___SOT-26___
___SOT-353___
___U74LVC2G00___
___DUAL 2-INPUT___
___POSITIVE-NAND GATE___
___LVC___
___2___
___NAND GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.3
10
32
___SOP-8___
___MSOP-8___
___U74LVC2G02___
___DUAL 2-INPUT POSITIVE-NOR___
___GATE___
___LVC___
___2___
___NOR GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
4.4
10
32
___SOP-8___
___MSOP-8___
___U74LVC2G04___
___DUAL INVERTER GATE___
___LVC___
___2___
___INVERTER___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.2
10
32
___SOT-26___
___SOT-363___
___U74LVC2G06___
___INVERTERS WITH OPEN-DRAIN OUTPUTS___
___LVC___
___2___
___INVERTER___
___open-drain output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
2.9
10
32
___SOT-363___
___U74LVC2G07___
___BUFFERS WITH OPEN-DRAIN OUTPUTS___
___LVC___
___2___
___BUFFER___
___open-drain output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
2.9
10
32
___SOT-26___
___SOT-363___
___X2DFN1010-6___
___U74LVC2G08___
___DUAL 2-INPUT AND GATE___
___LVC___
___2___
___AND GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.8
10
32
___SOP-8___
___MSOP-8___
___TSSOP-8___
___U74LVC2G14___
___DUAL SCHMITT-TRIGGER___
___INVERTER WITH 5V___
___TOLERANT INPUT___
___LVC___
___2___
___INVERTER___
___push-pull output___
___schmitt-trigger___
___Ioff supports partial-power-down mode operation___
1.65
5.5
5
10
32
___SOT-26___
___SOT-363___
___U74LVC2G17___
___DUAL SCHMITT-TRIGGER___
___BUFFER___
___LVC___
___2___
___BUFFER___
___push-pull output___
___schmitt-trigger___
___Ioff supports partial-power-down mode operation___
1.65
5.5
4.3
10
32
___SOT-363___
___SOT-26___
___U74LVC2G32___
___DUAL 2-INPUT POSITIVE-OR___
___GATE___
___LVC___
___2___
___OR GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.2
10
32
___MSOP-8___
___SOP-8___
___U74LVC2G34___
___DUAL BUFFER GATE___
___LVC___
___2___
___BUFFER___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.2
10
32
___SOT-26___
___SOT-363___
___X1DFN1010-6___
___X1DFN14510-6___
___U74LVC2G38___
___DUAL 2-INPUT NAND GATE WITH OPEN-DRAIN OUTPUTS___
___LVC___
___2___
___NAND GATE___
___open-drain output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
5.5
10
32
___SOP-8___
___U74LVC2G66___
___DUAL BILATERAL ANALOG___
___SWITCH___
___LVC___
___2___
___SWITCH___
___switch___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
5.5
0.6
1
-
___SOP-8___
___MSOP-8___
___TSSOP-8___
___DFN2030-8___
___CDFN2030-8___
___U74LVC2G86___
___DUAL 2-INPUT___
___EXCLUSIVE-OR GATE___
___LVC___
___2___
___XOR GATE___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.6
10
32
___SOP-8___
___U74LVC2G125___
___DUAL BUS BUFFER GATE___
___WITH 3-STATE OUTPUTS___
___LVC___
___2___
___BUFFER___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.8
10
32
___MSOP-8___
___TSSOP-8___
___U74LVC2G126___
___DUAL BUS BUFFER GATE___
___WITH 3-STATE OUTPUTS___
___LVC___
___2___
___BUFFER___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.3
10
32
___MSOP-8___
___TSSOP-8___
___U74LVC2G132___
___DUAL 2-INPUT NAND GATE___
___WITH SCHMITT-TRIGGER___
___INPUTS___
___LVC___
___2___
___NAND GATE___
___push-pull output___
___schmitt-trigger___
___Ioff supports partial-power-down mode operation___
1.65
5.5
5
10
32
___SOP-8___
___U74LVC2G157___
___SINGLE 2-LINE TO 1-LINE___
___DATA SELECTOR OR___
___MULTIPLEXER___
___LVC___
___1___
___MULTIPLEXER___
___multiplexer___
___Ioff supports partial-power-down mode operation___
1.65
5.5
4
10
32
___SOP-8___
___U74LVC2G158___
___SINGLE 2-LINE TO 1-LINE___
___DATA SELECTOR OR___
___MULTIPLEXER___
___LVC___
___1___
___MULTIPLEXER___
___multiplexer___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.7
10
32
___MSOP-8___
___TSSOP-8___
___U74LVC2G240___
___DUAL BUFFER/DRIVER WITH___
___3-STATE OUTPUTS___
___LVC___
___2___
___BUFFER___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
5.5
5
10
32
___MSOP-8___
___TSSOP-8___
___U74LVC2G241___
___DUAL BUFFER/LINE DRIVER___
___WITH 3-STATE OUTPUT___
___LVC___
___2___
___BUFFER___
___3-state output___
___OE pin___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.7
10
32
___SOP-8___
___U74LVC2G3157___
___Dual 10 Ω single-pole double-throw analog switch___
___LVC___
___2___
___SWITCH___
___Single-Pole Double-Throw (SPDT) Switch___
___Ioff supports partial-power-down mode operation___
1.65
5.5
7.2
1
30
___MSOP-10___
___U74LVC2T45___
___DUAL-BIT DUAL-SUPPLY BUS___
___TRANSCEIVER WITH___
___CONFIGURABLE VOLTAGE___
___TRANSLATION___
___LVC___
___2___
___TRANSCEIVER___
___push-pull output___
___Direction (DIR) pin___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.5
3
32
___SOP-8___
___TSSOP-8___
___MSOP-8___
___CDFN2030-8___
___U74LVC2GU04___
___DUAL INVERTER GATE___
___LVC___
___2___
___INVERTER___
___two inverters with___
___unbuffered outputs and performs the Boolean function___
1.65
5.5
5.5
10
32
___SOT-363___
___U74LVC3G04___
___TRIPLE INVERTER GATE___
___LVC___
___3___
___INVERTER___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.2
10
32
___SOP-8___
___MSOP-8___
___CDFN2030-8___
___U74LVC3G06___
___TRIPLE INVERTER WITH___
___OPEN-DRAIN OUTPUTS___
___LVC___
___3___
___INVERTER___
___open-drain output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
2.9
10
32
___SOP-8___
___U74LVC3G07___
___TRIPLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS___
___LVC___
___3___
___BUFFER___
___open-drain output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
2.9
10
32
___SOP-8___
___CDFN2030-8___
___U74LVC3G14___
___TRIPLE SCHMITT-TRIGGER___
___INVERTER___
___LVC___
___3___
___INVERTER___
___push-pull output___
___schmitt-trigger___
___Ioff supports partial-power-down mode operation___
1.65
5.5
4.3
10
32
___SOP-8___
___CDFN2030-8___
___U74LVC3G17___
___TRIPLE SCHMITT-TRIGGER___
___BUFFER___
___LVC___
___3___
___BUFFER___
___push-pull output___
___schmitt-trigger___
___Ioff supports partial-power-down mode operation___
1.65
5.5
4.1
10
32
___SOP-8___
___TSSOP-8___
___MSOP-8___
___CDFN2030-8___
___U74LVC3G34___
___TRIPLE BUFFER GATE___
___LVC___
___3___
___BUFFER___
___push-pull output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
3.2
10
32
___SOP-8___
___MSOP-8___
___CDFN2030-8___
___U74LVX4051___
___8-CHANNEL ANALOG___
___MULTIPLEXER/DEMULTIPLEXER___
___LVX___
___1___
___MULTIPLEXER___
___multiplexer___
___Ioff supports partial-power-down mode operation___
2
6
1.8
8
-
___SOP-16___
___TSSOP-16___
___QFN-16(3×3)___
___U74LVX4051R___
___LOW RON 8-CHANNEL ANALOG___
___MULTIPLEXER/DEMULTIPLEXER___
___LVX___
___1___
___MULTIPLEXER___
___multiplexer___
___Low Ron___
2.5
6
15
8
100
___TSSOP-16___
___U74LVX4052___
___Dual 4- CHANNEL ANALOG___
___MULTIPLEXER/DEMULTIPLEXE___
___LVX___
___2___
___MULTIPLEXER___
___multiplexer___
___Ioff supports partial-power-down mode operation___
2
6
1.8
4
-
___TSSOP-16___
___QFN-16(3X3)___
___SOP-16___
___U74LVX4053___
___Triple 2-Channel Analog___
___Multiplexer/Demultiplexer___
___LVX___
___3___
___MULTIPLEXER___
___multiplexer___
___Ioff supports partial-power-down mode operation___
2
6
1.8
8
2
___SOP-16___
___TSSOP-16___
___U74LVCU04___
___HEX INVERTERS___
___LVC___
___6___
___INVERTER___
___push-pull output___
1.65
3.6
4.1
1
24
___TSSOP-14___
___U74LV1T125___
___SINGLE POWER SUPPLY SINGLE BUFFER GATE WITH 3-STATE OUTPUT CMOS LOGIC LEVEL SHIFTER___
___LV___
___1___
___BUFFER___
___push-pull output___
___volage-level translator___
___3-state output___
___OE pin___
1.6
5.5
5
1
8
___SOT-25___
___SOT-353___
___U74LV1T126___
___SINGLE POWER SUPPLY SINGLE BUFFER GATE WITH 3-STATE OUTPUT CMOS LOGIC LEVEL SHIFTER___
___LV___
___1___
___BUFFER___
___push-pull output___
___volage-level translator___
___3-state output___
___OE pin___
1.6
5.5
5.5
1
8
___SOT-25___
___SOT-353___
___U74LV1T04___
___SINGLE POWER SUPPLY SINGLE INVERTER GATE CMOS LOGIC LEVEL SHIFTER___
___LV___
___1___
___INVERTER___
___push-pull output___
___volage-level translator___
1.6
5.5
6
1
8
___SOT-25___
___SOT-353___
___U74LS279A___
___QUADRUPLE S-R LATCHES___
___LS___
___4___
___SR flip-flop latches___
___push-pull output___
4.75
5.25
22
30
16
___DIP-16___
___SOP-16___
___TSSTP-16___
___U74LVC1G06B___
___SINGLE INVERTER WITH___
___OPEN-DRAIN OUTPUT___
___LVC___
___1___
___INVERTER___
___open-drain output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
5.5
10
32
___SOT-23-5___
___SOT-25___
___SOT-353___
___U74LVC1G07B___
___BUFFER/DRIVER WITH___
___OPEN-DRAIN OUTPUT___
___LVC___
___1___
___BUFFER___
___open-drain output___
___Ioff supports partial-power-down mode operation___
1.65
5.5
6.6
10
32
___SOT-23-5___
___SOT-25___
___SOT-353___
___SOT-553___
___X2DFN1010-6___
___U74LVC1G14B___
___SINGLE SCHMITT-TRIGGER___
___INVERTER___
___LVC___
___1___
___INVERTER___
___push-pull output___
___schmitt-trigger___
___Ioff supports partial-power-down mode operation___
1.65
5.5
6
10
32
___SOT-23-5___
___SOT-25___
___SOT-353___
___SOT-553___
___U74LVC4T3144___
___4-BIT DUAL SUPPLY LEVEL___
___TRANSLATING BUFFER;___
___3-STATE___
___INVERTER___
___LVC___
___4___
___BUFFER___
___push-pull output___
___volage-level translator___
___Ioff supports partial-power-down mode operation___
___3-state output___
___OE pin___
1.2
5.5
6.3
15
32
___TSSOP-14___